首页>
外国专利>
Multiprocessor system with multiple memory buses for access to shared memories
Multiprocessor system with multiple memory buses for access to shared memories
展开▼
机译:具有多个内存总线的多处理器系统,用于访问共享内存
展开▼
页面导航
摘要
著录项
相似文献
摘要
A data processing system having one or more processor modules and a plurality of shared memory busses to increase its total system performance. Processor modules send bus requests to a bus arbiter, when they attempt to make access to shared memories or memory-mapped peripheral control modules. When such memory access requests are received, the bus arbiter checks the availability of each bus that will be used to reach the requested memories, and send bus grant signals to the requesting processor modules after resolving conflicts, if any. Since the system provides separate paths to reach the individual shared memories, two or more processor modules can be granted their access requests at the same time.
展开▼