首页>
外国专利>
SYSTEM FOR DYNAMIC VLIW SUB-INSTRUCTION SELECTION FOR EXECUTION TIME PARALLELISM IN AN INDIRECT VLIW PROCESSOR
SYSTEM FOR DYNAMIC VLIW SUB-INSTRUCTION SELECTION FOR EXECUTION TIME PARALLELISM IN AN INDIRECT VLIW PROCESSOR
展开▼
机译:动态VLIW处理器中执行时间并行性的动态VLIW子指令选择系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A pipelined data processing unit includes an instruction sequencer and n functional units capable of executing n operations in parallel. The instruction sequencer includes a random access memory for storing very-long-instruction-words (VLIWs) used in operations involving the execution of two or more functional units in parallel. Each VLIW comprises a plurality of short-instruction-words (SIWs) where each SIW corresponds to a unique type of instruction associated with a unique functional unit. VLIWs are composed in the VLIW memory by loading and concatenating SIWs in each address, or entry. VLIWs are executed via the execute-VLIW (XV) instruction. The iVLIWs can be compressed at a VLIW memory address by use of a mask field contained within the XV1 instruction which specifics which functional units are enabled, or disabled, during the execution of the VLIW. The mask can be changed each time the XV1 instruction is executed, effectively modifying the VLIW every time it is executed. The VLIW memory (VIM) can be further partitioned into separate memories each associated with a function decode-and-execute unit. With a second execute VLIW instruction XV2, each functional unit's VIM can be independently addressed thereby removing duplicate SIWs within the functional unit's VIM. This provides a further optimization of the VLIW storage thereby allowing the use of smaller VLIW memories in cost sensitive applications.
展开▼