首页> 外国专利> Arrangement for distortion-free amplification of electrical voltages with full electrical isolation forms output voltage by superimposing input voltages with adjustable output factor

Arrangement for distortion-free amplification of electrical voltages with full electrical isolation forms output voltage by superimposing input voltages with adjustable output factor

机译:具有完全电隔离的无失真放大电压的装置通过叠加具有可调输出因子的输入电压来形成输出电压

摘要

The arrangement forms an output voltage by superimposing the input voltages, whereby the output voltage is different from the sum of the input voltages by an adjustable factor. It contains parallel pairs of MOS transistors with floating gates and a controller that adjusts the transistor working points to compensate for deviating component parameters. Independent claims are also included for the following: an arrangement for summing and amplifying signals, an arrangement for adding sinusoidal voltages, an arrangement for generating a rectangular voltage, an arrangement for generating a sinusoidal voltage, an arrangement for regulating an electrical parameter, an arrangement for controlling a central alignment of a light source and n arrangement for generating very short voltage pulses.
机译:该布置通过叠加输入电压来形成输出电压,由此输出电压与输入电压之和相差可调节的因数。它包含带有浮动栅极的MOS晶体管对,以及一个调节晶体管工作点以补偿偏差的组件参数的控制器。还包括以下独立权利要求:用于求和和放大信号的装置,用于添加正弦电压的装置,用于产生矩形电压的装置,用于产生正弦电压的装置,用于调节电参数的装置,一种装置。用于控制光源的中心对准和用于产生非常短的电压脉冲的n装置。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号