首页> 外国专利> methods and devices for generating a correcting errors enabling digital codes and the fehlerkorrigierenden decoding such a code

methods and devices for generating a correcting errors enabling digital codes and the fehlerkorrigierenden decoding such a code

机译:用于产生校正错误的方法和设备,该校正错误使能数字代码并且可以对这样的代码进行解码

摘要

The invention relates to a method and devices for the production of a digital code for correcting transmission errors in packet transmission of bit sequences and for the decoding thereof. During digital information transmission, single bits or also whole packets can be lost or corrupted. Known solutions have long calculation times are slow in implementation and often require large amounts of memory for storage of intermediate results. Said method comprises the creation of a (ir/ixim/i) Cauchy-Matrix over a finite field, where ir/i = no. of redundant packets to be calculated and im/i= number of information packets whereby the redundant packets are calculated and copied to pre-defined positions in the data stream. The method can be applied in a modular fashion in a VHDL description with synthesis capabilities for hardware programming. Coding and decoding of the individual bits of a data packet can be performed in a parallel manner. Transmitted data are marked as correct or erroneous by means of indices. The indices are evaluated (SMG) for creation of index arrays and a sub-matrix. An inversion (InverterA, InverterB, InverterE, InverterF, D_Inv) creates an inversion matrix, parallel to which redundant packets and data packets are updated by XOR calculation (Update). The results from both calculations allow the regeneration of lost data packets (Recover). The invention may be applied in all areas of digital transmission in which data losses occur e.g. GSM, UMTS, DAB, Satellite Telephony etc.
机译:本发明涉及一种用于产生数字代码的方法和装置,该数字代码用于校正比特序列的分组传输中的传输错误并对其进行解码。在数字信息传输期间,单个位或整个数据包可能会丢失或损坏。已知解决方案的计算时间长,实现速度慢,并且通常需要大量内存来存储中间结果。所述方法包括在有限域上创建( r x m )柯西矩阵,其中 r = no。待计算的冗余分组的数量,并且 m =信息分组的数量,由此计算冗余分组并将其复制到数据流中的预定位置。可以以具有用于硬件编程的综合能力的VHDL描述以模块化方式应用该方法。可以以并行方式执行数据分组的各个比特的编码和解码。传输的数据通过索引被标记为正确或错误。评估索引(SMG),以创建索引数组和子矩阵。取反(InverterA,InverterB,InverterE,InverterF,D_Inv)创建一个取反矩阵,与之并行,通过XOR计算(更新)来更新冗余数据包和数据包。两次计算的结果都可以重新生成丢失的数据包(恢复)。本发明可以应用于其中发生数据丢失的所有数字传输领域。 GSM,UMTS,DAB,卫星电话等

著录项

  • 公开/公告号DE10082967D2

    专利类型

  • 公开/公告日2002-07-11

    原文格式PDF

  • 申请/专利权人 RIECK MANFRED;

    申请/专利号DE20001082967T

  • 发明设计人 RIECK MANFRED;

    申请日2000-09-25

  • 分类号H03M13/03;G06F11/10;

  • 国家 DE

  • 入库时间 2022-08-22 00:27:13

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号