首页> 外国专利> Input circuit for setting operation mode of microcomputer

Input circuit for setting operation mode of microcomputer

机译:设置微机工作模式的输入电路

摘要

In order to provide an input circuit for mode setting with a simple configuration sufficiently stable and without unnecessary current consumption, the input circuit of the invention, for outputting a control signal (MODE OUT) according to a status of a mode setting terminal (I1), comprises latch means (100) being reset with a rising edge of a reset signal (RES) to output the control signal (MODE OUT) of logic LOW and latching logic of the mode setting terminal (I1) with a falling edge of a delayed signal (RESD) of said reset signal (RES) for maintaining to output inverse or the same logic of said logic of the mode setting terminal (I1) latched, and pull-up or pull-down means (P1) becoming ON for pulling up or down the mode setting terminal (I1) to logic HIGH or LOW when the mode setting terminal (I1) is left open gated by logic LOW of the control signal (MODE OUT) and becoming OFF for cutting a current flowing through the mode setting terminal (I1) gated by logic HIGH of the control signal (MODE OUT). IMAGE
机译:为了提供一种具有足够稳定且没有不必要电流消耗的简单配置的模式设置输入电路,本发明的输入电路根据模式设置端子(I1)的状态输出控制信号(MODE OUT)。包括由复位信号(RES)的上升沿复位的锁存装置(100),以输出逻辑LOW的控制信号(MODE OUT)和具有延迟的下降沿的模式设置端子(I1)的锁存逻辑。所述复位信号(RES)的信号(RESD)用于保持锁存模式设置端(I1)的所述逻辑的反相或相同逻辑,并且上拉或下拉装置(P1)变为ON以上拉当通过控制信号(MODE OUT)的逻辑低电平使模式设置端子(I1)处于开通状态并断开时,将模式设置端子(I1)断开或降低至逻辑高电平或低电平,以切断流经模式设置端子的电流(I1)由控制si的逻辑高电平控制gnal(模式输出)。 <图像>

著录项

  • 公开/公告号JP3415347B2

    专利类型

  • 公开/公告日2003-06-09

    原文格式PDF

  • 申请/专利权人 NECエレクトロニクス株式会社;

    申请/专利号JP19950277324

  • 发明设计人 福嶋 清;

    申请日1995-10-25

  • 分类号G06F15/78;G06F1/32;

  • 国家 JP

  • 入库时间 2022-08-22 00:20:00

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号