首页>
外国专利>
FFT ARITHMETIC UNIT AND FFT ARITHMETIC METHOD
FFT ARITHMETIC UNIT AND FFT ARITHMETIC METHOD
展开▼
机译:FFT算术单位和FFT算术方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To speed up an FFT arithmetic operation by allowing pipeline processing in respective FFT arithmetic stage units by avoiding access competi tion to the same bank.;SOLUTION: Respective memories 7 and 9 are divided into the i number of banks according to the data number i simultaneously inputted to a butterfly arithmetic operation part 21. The readout/write-in address of data to the respective banks is controlled by two address forming parts 11 and 13. When the memory 7 outputs the data to the butterfly arithmetic operation part 21 in a certain FFT arithmetic stage, the memory 9 stores an output result from the butterfly arithmetic operation part 21 via a swap means 23 and a selector 25, and while, when the memory 9 outputs the data to the butterfly arithmetic operation part 21, the memory 7 stores the output result from the butterfly arithmetic operation part 21 via the swap means 23 and the selector 25.;COPYRIGHT: (C)2003,JPO
展开▼