首页>
外国专利>
Configurable logic block with and gate for efficient multiplication in FPGAS
Configurable logic block with and gate for efficient multiplication in FPGAS
展开▼
机译:具有和门的可配置逻辑模块,用于FPGAS中的高效乘法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An improved CLB architecture, wherein the use of dedicated AND gates to generate a carry chain input signal facilitates low latency multiplication and makes efficient use of four-input function generators. In one embodiment of the invention, when multiplication using a binary addition tree algorithm is used, AND gates to implement single-bit multiplication are provided within the available function generators and duplicated in a dedicated AND gate accessible outside the corresponding function generator as a carry-chain input signal. In another embodiment, carry chain multiplexers can be selectively configured as AND or OR gates to facilitate certain arithmetic or comparison functions for the outputs of a plurality of function generators.
展开▼