首页>
外国专利>
Method and apparatus to distribute interrupts to multiple interrupt handlers in a distributed symmetric multiprocessor system
Method and apparatus to distribute interrupts to multiple interrupt handlers in a distributed symmetric multiprocessor system
展开▼
机译:在分布式对称多处理器系统中将中断分配给多个中断处理程序的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A distributed system structure for a large-way, symmetric multiprocessor system using a bus-based cache-coherence protocol is provided. The distributed system structure contains an address switch, multiple memory subsystems, and multiple master devices, either processors, I/O agents, or coherent memory adapters, organized into a set of nodes supported by a node controller. The node controller receives transactions from a master device, communicates with a master device as another master device or as a slave device, and queues transactions received from a master device. Since the achievement of coherency is distributed in time and space, the node controller helps to maintain cache coherency. The node controller also implements an interrupt arbitration scheme designed to choose among multiple eligible interrupt distribution units without using dedicated sideband signals on the bus.
展开▼