首页>
外国专利>
Method and device for addressable failure site test structure
Method and device for addressable failure site test structure
展开▼
机译:可寻址故障现场测试结构的方法及装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test structure for detecting defects in a semiconductor wafer and a method for using such test structure are provided. The test structure includes conduction units arranged in an array and test pads connecting to the conduction units. A conduction unit includes closely spaced or intermeshed conduction paths. The test pads are divided into X and Y groups. A pair of test pads X(i), X(i+1) are set to high voltage, a pair of test pads Y(j), Y(j+1) are set to low voltage, and the other test pads are floated. The current I(i, j) flowing from test pad pairs X to Y is measured. If current I(i, j) is a local minimum, then conduction unit (i, j) has a short circuit defect.
展开▼