首页>
外国专利>
Method and apparatus for transaction pacing to reduce destructive interference between successive transactions in a distributed symmetric multiprocessor system
Method and apparatus for transaction pacing to reduce destructive interference between successive transactions in a distributed symmetric multiprocessor system
展开▼
机译:在分布式对称多处理器系统中进行事务处理以减少连续事务之间的破坏性干扰的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A distributed system structure for a large-way, symmetric multiprocessor system using a bus-based ache-coherence protocol is provided. The distributed system structure contains an address switch, multiple memory subsystems, and multiple master devices, either processors, I/O agents, or coherent memory adapters, organized into a set of nodes supported by a node controller. The node controller receives commands from a master device, communicates with a master device as another master device or as a slave device, and queues commands received from a master device. Since the achievement of coherency is distributed in time and space, the node controller helps to eliminate certain types of snoop collisions by pacing commands selected from its queues in certain circumstances. After a command is selected for snoop from a particular queue, the node controller does not select another command for snoop from that particular queue until the command returns for snoop, at which time the node controller may introduce a configurable delay before allowing a command to be selected from that particular queues.
展开▼