首页>
外国专利>
Multiple processor interface, synchronization, and arbitration scheme using time multiplexed shared memory for real time systems
Multiple processor interface, synchronization, and arbitration scheme using time multiplexed shared memory for real time systems
展开▼
机译:多处理器接口,同步和仲裁方案,使用时分复用共享内存用于实时系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention relates to data processing computer systems and, more particularly, to an arbitration method and system (10) for allowing multiple processors (12a,12b) to access a shared memory (14) in which each processor (12a,12b) is allotted a fixed amount of time on a rotating basis to access the shared memory (14). An arbitrator (16) is operable with the processors (12a,12b) for enabling each of the processors (12a,12b) exclusive access to the memory (14) for a predetermined time period on a rotating basis. In operation, a time period of a time frame is associated with each of the processors (12a,12b). The time periods of the time frame are then counted. The arbitrator then enables a processor (12a,12b) to have exclusive access to the shared memory (14) for the time period associated with the processor (12a,12b) when the counted time period is the time period associated with the processor (12a,12b) .
展开▼