Pipeline-type microprocessor that prevents the cache from being read if the contents of the cache are invalid

摘要

When a cache is read, the power consumed by cache memory is reduced by using cache access circuitry to prevent the cache from being read, in which case the information stored in the cache is powered by the processor by the user. And valueless or invalidation bits, such as when reset, are set.