首页> 外国专利> Method for Hardware-software Coverification by Optimistic Execution of Real Processor

Method for Hardware-software Coverification by Optimistic Execution of Real Processor

机译:通过实处理器的优化执行进行软硬件覆盖的方法

摘要

PURPOSE: A hardware and software integration checking method is provided to synchronize a target processor with other simulator in order to check rapidly a software embedded in a system. CONSTITUTION: The method comprises steps of an execution controller setting a breakpoint at a check point address(Ackpt)(41), the controller executing a processor till the breakpoint(42), the controller storing a value of a clock counter if the check point address(Ackpt) is reached(43), the controller storing a current value of an interrupt subroutine start address(Aisrt) and replacing Aisrt with other interrupt subroutine address(Ass)(44), the controller setting a breakpoint at Aisrt(="Ass)(45), the controller executing the processor while supplying an interrupt for the processor(46), the controller stopping the processor at Ass(47), the controller stopping the supply of the interrupt(48), the controller calculating a return address(Aisrr) if the interrupt subroutine is completed, and setting the breakpoint at Aisrr(49), the controller storing the internal state of the processor at a specific part of an external memory(50), and the controller transmitting the state of the external memory and the internal state of the processor to an optimistic execution server(53).
机译:目的:提供一种硬件和软件集成检查方法,以使目标处理器与其他模拟器同步,以便快速检查嵌入在系统中的软件。构成:该方法包括以下步骤:执行控制器在检查点地址(Ackpt)(41)处设置断点,控制器执行处理器直到断点(42),如果检查点,则控制器存储时钟计数器的值到达地址(Ackpt)(43),控制器存储中断子程序起始地址(Aisrt)的当前值,并将Aisrt替换为其他中断子程序地址(Ass)(44),控制器在Aisrt设置断点(= Ass(45),控制器在为处理器(46)提供中断的同时执行处理器,控制器在Ass(47)处停止处理器,控制器停止提供中断(48),控制器计算返回值如果中断子程序已完成,则将其地址(Aisrr)设置为Aisrr(49),控制器将处理器的内部状态存储在外部存储器的特定部分(50),然后控制器发送该状态的信息。外部记忆并将处理器的内部状态发送给乐观执行服务器(53)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号