And methods Retargetable compilation system

摘要

The present invention relates to a compiling method and system for generating a sequence of program instructions for use in a processing architecture with architecture resources executing instructions from a corresponding instruction set. A retargetable compiler is used to generate a code using at least two instruction sets in the same processing architecture. One instruction set for a compact code and one for a parallel high performance code. The compact instruction set (Compact Instruction Format) covers a subset (RF 1 SUP1/SUP, ALU 1 , L/S 1 , BU 1 ) of the architecture, whereas the complete instruction set covers the entire architecture (RF 1 , UC 1 , UC 2, RF 2, UC 3, UC 4, RF 3, UC 5, UC 6, RF 4, UC 7 ). By using the at least two instruction sets of different sizes, the compiler is able to reduce the processed average code length, since fewer bits are needed in the compact code to encode operations and registers.