首页>
外国专利>
Voltage-controlled delay line with reduced timing errors and jitters
Voltage-controlled delay line with reduced timing errors and jitters
展开▼
机译:压控延迟线,可减少时序误差和抖动
展开▼
页面导航
摘要
著录项
相似文献
摘要
A voltage controlled delay line having a plurality of delay cells is used to delay a first reference clock by a predetermined delay time to generate an in-phase first delay clock and to delay a second reference clock by the predetermined delay time to generate an in-phase second delay clock. Each delay cell has a first input port, a second input port, a first output port, and a second output port. The first output port of one delay cell and the second input port of another one delay cell having the same phase are electrically connected or the second output port of one delay cell and the first input port of another one delay cell having the same phase are electrically connected so that the first and second input port of each delay cell are not connected to the first and second output port of an adjacent delay cell.
展开▼