METHOD OF SCHEDULING IN A RECONFIGURABLE HARDWARE ARCHITECTURE WITH MULTIPLE HARDWARE CONFIGURATIONS

摘要

A scheduler for a reconfigurable chip is described in which multiple configurations for single function are stored. The scheduler has the option of selecting any one of the configurations. The system increase the efficiency of the reconfiguration chips operation.