首页> 外国专利> Data processing device has memory registers configured in a shift register chain with access to the registers configured so that data processing units can access only the first and last registers in the chain

Data processing device has memory registers configured in a shift register chain with access to the registers configured so that data processing units can access only the first and last registers in the chain

机译:数据处理设备具有配置在移位寄存器链中的存储器寄存器,可以访问配置的寄存器,以便数据处理单元只能访问链中的第一个和最后一个寄存器

摘要

Data processing device with memory registers (3), at least a processing unit (1) and at least a switching unit (2) that is connected to a processor unit and the memory register. At least one processing unit has read-write access to a memory register, with at least two memory registers connected to at least one shift register chain (4-6). The data processing device is configured so that the at least one processing unit that has access to a memory register forming part of a shift register chain can only access the first and last shift registers within the chain. An Independent claim is made for a method for controlling access to a shift register chain by at least a data processing unit of a data processing device.
机译:具有存储器寄存器(3),至少一个处理单元(1)和至少一个切换单元(2)的数据处理设备,所述至少一个处理单元(1)连接到处理器单元和所述存储器寄存器。至少一个处理单元对一个存储寄存器具有读写访问权,其中至少两个存储寄存器连接到至少一个移位寄存器链(4-6)。数据处理设备被配置为使得能够访问形成移位寄存器链的一部分的存储器寄存器的至少一个处理单元只能访问该链中的第一个和最后一个移位寄存器。提出了一种用于控制至少由数据处理设备的数据处理单元对移位寄存器链的访问的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号