首页> 外国专利> System and method for the testing of signal connections with the use of a built-in self-test function

System and method for the testing of signal connections with the use of a built-in self-test function

机译:使用内置自检功能测试信号连接的系统和方法

摘要

A system and method for testing signal interconnections using built-in self test (BIST). BIST functionality is designed into the various chips of a computer system. These chips include a transmit unit, a receive unit, a control logic unit, and a central logic unit. A control logic unit associated with a signal block (i.e. a group of signals) configures the signal block for either testing or normal operation. The central logic unit performs test pattern generation for all signal blocks on a given chip. Chips may act as either a master or slave chip during testing. When acting as a master chip, the transmit unit of the chip drives test patterns onto one or more signal lines. The receive unit of the slave chip returns a corresponding test pattern to the master chip after receiving the transmitted test pattern. A receive unit on the master chip receives the corresponding test patterns and performs verification. All tests occur at the operational clock speed of the computer system. A master and a slave chip need not be mounted upon the same circuit board, allowing for tests through connectors within a computer system.
机译:一种使用内置自测(BIST)测试信号互连的系统和方法。 BIST功能被设计到计算机系统的各种芯片中。这些芯片包括发送单元,接收单元,控制逻辑单元和中央逻辑单元。与信号块(即一组信号)相关联的控制逻辑单元将信号块配置为用于测试或正常操作。中央逻辑单元为给定芯片上的所有信号块执行测试模式生成。在测试期间,芯片可以充当主芯片或从芯片。当用作主芯片时,芯片的发射单元将测试图案驱动到一条或多条信号线上。从芯片的接收单元在接收到发送的测试图案后,将对应的测试图案返回给主芯片。主芯片上的接收单元接收相应的测试图案并执行验证。所有测试均以计算机系统的工作时钟速度进行。主芯片和从芯片不需要安装在同一电路板上,从而可以通过计算机系统内的连接器进行测试。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号