首页>
外国专利>
Static timing analysis approach for multi-clock domain designs
Static timing analysis approach for multi-clock domain designs
展开▼
机译:用于多时钟域设计的静态时序分析方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for analyzing a circuit design is disclosed. The method generally includes the steps of (A) determining a plurality of paths from a first clock at a first location to a plurality of second clocks at a plurality of second locations in the circuit design, (B) calculating a plurality of delays along the paths and (C) calculating a plurality of latencies with respect to the first clock for the second clocks using the delays.
展开▼