首页>
外国专利>
Data latch circuit and method for improving operating speed in a data latch circuit
Data latch circuit and method for improving operating speed in a data latch circuit
展开▼
机译:数据锁存电路和用于提高数据锁存电路中的操作速度的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A data latch circuit and method for improving operating speed therein may provide a reduction in delay time. The data latch circuit includes a sense amplifying unit outputting a first signal in response to input data, a first inverted signal in response to a clock signal, a second signal in response to given cascode data, and a second inverted signal in response to the clock signal. A clock latch unit may generate a gated clock signal to enable output of the given cascade data to the sense amplifying unit, in response to an enabling signal and the clock signal. A MUX unit outputs the first signal as output data and the first inverted signal as feedback data, or outputs the second signal as output data and second inverted signal as feedback data, based on the logic level of the enabling signal.
展开▼