首页>
外国专利>
DSP unit for multi-level global accumulation
DSP unit for multi-level global accumulation
展开▼
机译:用于多级全局累加的DSP单元
展开▼
页面导航
摘要
著录项
相似文献
摘要
In one embodiment, a digital-signal processor (DSP) is described for multi-level global accumulation. The DSP includes a plurality of absolute difference determinators in a first stage. The absolute difference determinators may include arithmetic logic-units (ALUS) in combination with multiplexers. By using multiple absolute difference determinators, the throughput of the DSP is increased. An existing multiplier may be reconfigured into an adder tree to process the absolute difference results obtained in the first stage. To further increase, throughput, multiple DSPs with multiple absolute difference determinators may be operated in parallel.
展开▼