首页>
外国专利>
High dynamic linearity current-mode digital-to-analog converter architecture
High dynamic linearity current-mode digital-to-analog converter architecture
展开▼
机译:高动态线性电流模式数模转换器架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention dramatically reduces dynamic mismatches between the different current segments of a segmented current-mode DAC. By providing substantially the same local architecture for each of the individual current segments, parasitic effects of any physical realization can be controlled. In one embodiment, the most-significant-bit (MSB) current segments and the least-significant-bit (LSB) current segments each have the same number of multiple internal current branches. In the MSB segments, the multiple internal current branches are combined at a source node; whereas, in the LSB segment, a portion of the segment current is dumped, or wasted, through at least some of the internal current branches.
展开▼