首页> 外国专利> Method and system for generating a circuit design including a peripheral component connected to a bus

Method and system for generating a circuit design including a peripheral component connected to a bus

机译:用于产生包括连接到总线的外围组件的电路设计的方法和系统

摘要

Method and system for generating an electronic circuit design. A first logic block is instantiated in the design in response to user input controls. The first logic block includes parameters that specify its interface requirements. Bus interface blocks, which are parameterizable to connect a logic block to a bus, are provided in a library. Bus interface blocks that connect the first logic block to the bus are instantiated in the design, and the bus interface blocks are parameterized in response to the requirements of, the first logic block. The bus interface blocks are connected to the first logic block in such a way that the first logic block is extended into a peripheral that can communicate with the bus.
机译:用于产生电子电路设计的方法和系统。响应于用户输入控件,在设计中实例化第一逻辑块。第一逻辑块包括指定其接口要求的参数。库中提供了可参数化以将逻辑块连接到总线的总线接口块。在设计中实例化了将第一个逻辑模块连接到总线的总线接口模块,并根据第一个逻辑模块的要求对总线接口模块进行了参数化。总线接口块以这样的方式连接到第一逻辑块:第一逻辑块被扩展到可以与总线通信的外围设备中。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号