首页>
外国专利>
Delay reduction of hardware implementation of the maximum a posteriori (MAP) method
Delay reduction of hardware implementation of the maximum a posteriori (MAP) method
展开▼
机译:最大后验(MAP)方法的硬件实现的延迟减少
展开▼
页面导航
摘要
著录项
相似文献
摘要
A decoder generally comprising a branch metrics circuit and a state metrics circuit. The branch metrics circuit may be configured to generate a plurality of branch metric signals. The state metrics circuit may be configured to (i) add the branch metric signals to a plurality of state metric signals to generate a plurality of intermediate signals, (ii) determine a next state metric signal to the state metric signals, (iii) determine a normalization signal in response to the intermediate signals, and (iv) normalize the state metric signals in response to the normalization signal.
展开▼