首页> 外国专利> Silicon-on-insulator structure and method of reducing backside drain-induced barrier lowering

Silicon-on-insulator structure and method of reducing backside drain-induced barrier lowering

机译:绝缘体上硅结构和减少背面漏极引起的势垒降低的方法

摘要

The invention relates to a transistor that includes a semiconductive layer on an insulator layer. Below the insulator layer is a substrate and a contact is disposed in the insulator layer that originates at the substrate and terminates in the insulator layer. The contact is aligned below the transistor junction. The invention also relates to a process flow that is used to fabricate the transistor. The process flow includes forming the contact by either a spacer etch or a directional, angular etch.
机译:本发明涉及在绝缘体层上包括半导体层的晶体管。在绝缘体层下方是衬底,并且在绝缘体层中设置有触点,该触点起源于衬底并终止于绝缘体层。触点在晶体管结下方对齐。本发明还涉及用于制造晶体管的工艺流程。该工艺流程包括通过间隔物蚀刻或定向角向蚀刻来形成接触。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号