首页>
外国专利>
Efficient extractor for post-layout simulation on memories
Efficient extractor for post-layout simulation on memories
展开▼
机译:高效的提取器,可对存储器进行布局后仿真
展开▼
页面导航
摘要
著录项
相似文献
摘要
Embodiments of the present invention relate to a computer-controlled method for extracting cell parasitic characteristics for netlist back-annotation in a circuit that comprises a row and column array of repeated cells. The method comprises the steps of generating parasitic and connection data for a row and a column of said cells in the arrayed circuit, duplicating the generated parasitic data for an additional row and an additional column in the arrayed circuit; synthesizing connection data for the additional row from a connected cell in that additional row; synthesizing connection data for the additional column from a connected cell in that additional column, and making the generated parasitic data and the synthesized connection data available for subsequent back-annotation of the netlist.
展开▼