首页> 外国专利> Circuit for automatic reduction of offset voltage, especially for electronic trigger device, has integrating amplifier arrangement connected between amplifier arrangement output/input

Circuit for automatic reduction of offset voltage, especially for electronic trigger device, has integrating amplifier arrangement connected between amplifier arrangement output/input

机译:用于自动降低失调电压的电路,特别是对于电子触发装置,具有集成的放大器装置,该放大器装置连接在放大器装置的输出/输入之间

摘要

The circuit (10) has an integrating amplifier arrangement (12) connected between the output and the input of an amplifier arrangement (V1) and/or a differentiating amplifier arrangement connected after the output of the amplifier arrangement. A potential divider is connected between the integrating amplification arrangement and the input of the amplifier arrangement : An independent claim is also included for the following: (a) a method of automatic reduction of an offset voltage, especially for an electronic trigger device.
机译:电路(10)具有连接在放大器装置(V1)的输出和输入之间的积分放大器装置(12)和/或连接在放大器装置的输出之后的差分放大器装置。分压器连接在积分放大装置和放大器装置的输入之间:还包括以下方面的独立权利要求:(a)一种自动减小偏移电压的方法,尤其是对于电子触发装置。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号