首页>
外国专利>
NAND die memory array and read-out manner, program manner and the erasure mannered null triple
NAND die memory array and read-out manner, program manner and the erasure mannered null triple
展开▼
机译:NAND裸片存储器阵列及其读出方式,编程方式和擦除方式为空三元组
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention relates to a NAND-type memory array and method of reading, programming and erasing the same. In order to solve a problem that a reading speed is lowered due to a large well loading upon a reading operation as the well and the bit line are connected in order to apply a negative bias upon a programming operation and a positive bias upon an erasure operation in a NAND-type memory array using a dip trench isolation (DTI) scheme, the present invention separates the well and the bit line by additionally including a well node for applying a bias to the well upon an erasure and reading operation, a triple well select gate for selecting the well node, and a program well select gate for applying a bias to the well via the bit line upon a programming operation. Therefore, the present invention can lower in the speed upon a reading operation.
展开▼