首页>
外国专利>
Cache memory, processing unit, data processing system and method for assuming a selected invalid coherency state based upon a request source
Cache memory, processing unit, data processing system and method for assuming a selected invalid coherency state based upon a request source
展开▼
机译:高速缓存存储器,处理单元,数据处理系统和用于基于请求源来假定选择的无效一致性状态的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
At a first cache memory affiliated with a first processor core, an exclusive memory access operation is received via an interconnect fabric coupling the first cache memory to second and third cache memories respectively affiliated with second and third processor cores. The exclusive memory access operation specifies a target address. In response to receipt of the exclusive memory access operation, the first cache memory detects presence or absence of a source indication indicating that the exclusive memory access operation originated from the second cache memory to which the first cache memory is coupled by a private communication network to which the third cache memory is not coupled. In response to detecting presence of the source indication, a coherency state field of the first cache memory that is associated with the target address is updated to a first data-invalid state. In response to detecting absence of the source indication, the coherency state field of the first cache memory is updated to a different second data-invalid state.
展开▼