首页> 外国专利> High value split poly P-resistor with low standard deviation

High value split poly P-resistor with low standard deviation

机译:具有低标准偏差的高值分体式P型电阻器

摘要

A resistor structure is disclosed that is constructed out of two layers of polysilicon. The intrinsic device is made using the top layer which is either a dedicated deposition, or formed as part of an existing process step such as a base epi growth in a BiCMOS flow. This poly layer can be made with a relatively high (greater than 2000 ohms per square) sheet resistance by appropriate scaling of the implant dose or by insitu doping methods. In this invention this layer is arranged to be about 1000 A or less thick. Such a resistor form with this thickness has been shown to demonstrate a better standard deviation of resistance compared to resistors made with a thicker layer. Additionally, practical resistors made in elongated forms demonstrate better standard deviations of resistance when five bends were incorporated into the form. The resistor ends are formed by the addition of a bottom poly layer in a self aligned manner with a deposition that may already be part of the process sequence. The end result is that the intrinsic resistor body is formed of a single poly layer, while the ends are created out of two layers. These ends are thick enough so that standard silicide and contact etch processing may be added to the structure without special care. In addition, dedicated or already available implants may be incorporated into the resistor ends to ensure ohmic contacts from polysilicon to the silicide or the contact metal are achieved. These steps can produce an easily fabricated resistor structure with consistent, low resistance, ohmic end contacts, and intrinsic resistance of greater than 2000 ohms per square.
机译:公开了一种由两层多晶硅构成的电阻器结构。本征器件使用顶层制成,该顶层可以是专用沉积,也可以作为现有工艺步骤的一部分形成,例如BiCMOS流程中的基础磊晶生长。通过适当地缩放注入剂量或通过原位掺杂方法,可以以相对较高的薄层电阻(大于每平方2000欧姆)来制造该多晶硅层。在本发明中,该层的厚度约为1000 1000或更小。与具有较厚层的电阻器相比,具有这种厚度的这种电阻器形式已显示出更好的电阻标准偏差。另外,以细长形式制成的实用电阻器在将五个弯头合并到模型中时,表现出更好的电阻标准偏差。电阻器端是通过以自对准方式添加底部多晶硅层而形成的,该底部多晶硅层具有可能已经是工艺流程一部分的沉积方式。最终结果是本征电阻器主体由单层多晶硅形成,而两端由两层组成。这些末端足够厚,因此无需特别注意即可将标准的硅化物和接触蚀刻工艺添加到结构中。另外,可以将专用的或已经可用的植入物并入电阻器端,以确保实现从多晶硅到硅化物或接触金属的欧姆接触。这些步骤可以产生易于制造的电阻器结构,该电阻器结构具有一致的低电阻,欧姆端接点,并且固有电阻大于每平方2000欧姆。

著录项

  • 公开/公告号US7078305B2

    专利类型

  • 公开/公告日2006-07-18

    原文格式PDF

  • 申请/专利权人 JAMES MICHAEL OLSON;

    申请/专利号US20040018041

  • 发明设计人 JAMES MICHAEL OLSON;

    申请日2004-12-21

  • 分类号H01L21/00;

  • 国家 US

  • 入库时间 2022-08-21 21:44:10

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号