Integrated DDR/SDR flow control managers that support multiple queues and MUX, DEMUX and broadcast operating modes

摘要

An integrated circuit chip includes a plurality of independent FIFO memory devices that are each configured to support all four combinations of DDR and SDR write modes and DDR and SDR read modes and collectively configured to support all four multiplexer, demultiplexer, broadcast and multi-Q operating modes.