首页> 外国专利> Embedded test and repair scheme and interface for compiling a memory assembly with redundancy implementation

Embedded test and repair scheme and interface for compiling a memory assembly with redundancy implementation

机译:嵌入式测试和修复方案以及用于以冗余实现方式编译内存组件的接口

摘要

An embedded test and repair (ETR) scheme and interface for generating a self-test-and-repair (STAR) memory device using an integrated design environment. User interface and supporting program code is operable to provide a dialog box for defining a memory group that includes one or more memory instances, each having corresponding fuse element requirements based on its configuration data. BIST elements and a processor compiler for providing ETR functionality are also specified via suitable portions of the integrated GUI. A fuse equation is employed for computing the number of fuses for each memory instance, which equation is derived based on the memory configuration. Fuse information for each memory instance is automatically passed to a fuse compiler that generates a fuse box having an appropriate number of fuses that can accommodate the fuse requirements of the memory instances of the group.
机译:嵌入式测试和修复(ETR)方案和接口,用于使用集成设计环境生成自测和修复(STAR)存储设备。用户界面和支持程序代码可操作以提供用于定义包括一个或多个存储器实例的存储器组的对话框,每个存储器实例基于其配置数据具有相应的熔丝元件要求。还通过集成GUI的适当部分指定了提供ETR功能的BIST元素和处理器编译器。保险丝方程用于计算每个存储实例的保险丝数量,该方程是根据存储器配置得出的。每个存储器实例的保险丝信息会自动传递到保险丝编译器,该编译器会生成一个保险丝盒,该保险丝盒具有适当数量的保险丝,可以容纳该组存储器实例的保险丝要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号