首页>
外国专利>
Method and apparatus for prioritized instruction issue queue in a processor
Method and apparatus for prioritized instruction issue queue in a processor
展开▼
机译:在处理器中优先处理指令发布队列的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus and method in a high performance processor for issuing instructions, comprising; a classification logic for sorting instructions in a number of priority categories, a plurality of instruction queues storing the instruction of differing priorities, and a issue logic selecting from which queue to dispatch instructions for execution. This apparatus and method can be implemented in both in-order, and out-of-order execution processor architectures. The invention also involves instruction cloning, and use of various predictive techniques.
展开▼