Size reduction techniques for vital compliant VHDL simulation models
展开▼
机译:适用于至关重要的VHDL仿真模型的尺寸减小技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and system select delay values from a VHDL standard delay file that correspond to an instance of a logic gate in a logic model. Then the system collects all the delay values of the selected instance and builds super generics for the rise-time and the fall-time of the selected instance. Then, the system repeats this process for every delay value in the standard delay file (310) that correspond to every instance of every logic gate in the logic model. The system then outputs a reduced size standard delay file (314) containing the super generics for every instance of every logic gate in the logic model.
展开▼