Modeling custom scan flops in level sensitive scan design
展开▼
机译:在电平敏感扫描设计中对自定义扫描触发器建模
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method for testing an integrated circuit is provided. The illustrative embodiment provides a scan cell for use with automatic test pattern generation (ATPG). In the scan cell of the illustrative embodiment, a flip-flop is configured as a master storage element and a latch is configured as a slave storage element. During standard operating mode, the flip-flop and the latch operate as standard storage elements in the circuit. During a test mode, the flip-flop and the latch form a shift register for shifting test pattern data through the circuit to identify and detect any faults in the circuit design.
展开▼