Parallel scalable and configurable adder for microelectronics calculates carry signals for each bit signal and for each bit location to produce composite signals

摘要

Sum group forwarding and generation signals are produced and processed in parallel until the forwarding and generation signals for the entire word width of the addition operands are processed. Carry signals are back-computed for each bit signal until carry signals are calculated in parallel for each bit location to produce composite signals.