首页> 外国专利> Memory device e.g. dynamic random access memory device, has input/output buffer stage with terminal logic that is configured in order to receive data bits sequentially on data terminals with data frequency during writing operation

Memory device e.g. dynamic random access memory device, has input/output buffer stage with terminal logic that is configured in order to receive data bits sequentially on data terminals with data frequency during writing operation

机译:存储设备例如动态随机存取存储设备,具有带有终端逻辑的输入/输出缓冲级,该逻辑配置为在写操作期间以数据频率顺序接收数据端子上的数据位

摘要

The device has memory arrays, and a logic stage configured in order to arrange data bits on a set of data lines during a writing operation, and to arrange data bits on another set of data lines during a reading operation. An input/output buffer stage exhibits a terminal logic (150), which is configured in order to receive data bits sequentially on data terminals with the data frequency during the writing operation. An independent claim is also included for a method for exchanging a data with a memory device.
机译:该设备具有存储器阵列和逻辑级,该逻辑级被配置为在写入操作期间将数据位布置在一组数据线上,并且在读取操作期间将数据位布置在另一组数据线上。输入/输出缓冲级具有终端逻辑(150),其被配置为在写入操作期间以数据频率顺序地在数据终端上接收数据位。还包括一种用于与存储设备交换数据的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号