首页> 外国专利> Differential voltage gain / evaluator circuit for evaluating the state of cmos - process compatible fuses in the case of low supply voltages

Differential voltage gain / evaluator circuit for evaluating the state of cmos - process compatible fuses in the case of low supply voltages

机译:差分电压增益/评估器电路,用于评估cmos的状态-在电源电压低的情况下,兼容过程熔断器

摘要

A differential voltage sense circuit has a fuse placed in one upper leg of a resistance bridge while the remaining upper leg (sense leg) employs a resistor constructed of doped poly or poly silicide or constructed of the doped silicon that forms the N-well or P-well in CMOS process. The lower legs each have a switch selected from a pair of matched switches. A comparator, latch and combinational logic sense the state of the fuse in the resistance bridge and latch the state information before the switches can operate to stop the flow of current in the resistance bridge. The differential voltage sense circuit can operate at low voltage levels compatible with advanced CMOS processes.
机译:差分电压感测电路的熔断器放置在电阻桥的一个上桥臂中,而其余的上桥臂(感测桥臂)采用由掺杂多晶硅或多晶硅化物构成的电阻器或由形成N阱或P的掺杂硅构成的电阻器-在CMOS工艺中。小腿分别具有从一对匹配的开关中选择的开关。比较器,锁存器和组合逻辑检测电阻桥中保险丝的状态,并在开关可以操作以停止电阻桥中电流流动之前锁存状态信息。差分电压感测电路可以在与高级CMOS工艺兼容的低电压电平下工作。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号