首页>
外国专利>
Emulation system with emulated multi-clock cycles per emulation clock cycle and signal routing
Emulation system with emulated multi-clock cycles per emulation clock cycle and signal routing
展开▼
机译:具有每个仿真时钟周期和信号路由的仿真多时钟周期的仿真系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic emulation system for emulating the operation of a circuit. A uniform routing architecture is provided where a first set of selectors (multiplexers) is coupled to a set of shift registers that are in turn coupled to a second set of selectors. The outputs of the second set of selectors are coupled to the inputs of the logic processors. The arrangement of first selectors coupled to shift registers coupled to second selectors coupled to logic processors ensures that uniform routing exists among all of the logic processors in the emulation system. This, in turn, provides a flat programming model so that compilation steps including technology mapping and scheduling are independent of each other, resulting in faster compile times. IMAGE
展开▼