首页>
外国专利>
Facilitating High Level Validation of Integrated Circuits in Parallel with Development of Blocks in a Hierarchical Design Approach
Facilitating High Level Validation of Integrated Circuits in Parallel with Development of Blocks in a Hierarchical Design Approach
展开▼
机译:在分层设计方法中,与开发模块同时促进集成电路的高级验证
展开▼
页面导航
摘要
著录项
相似文献
摘要
A design management tool which automates the parallel validation of an entire integrated circuit while the individual blocks (together forming the integrated circuit) are designed. In an embodiment, a designer specifies various checkpoints associated with each design stage, and the specific information to be made available to a top level performing the validation. When each checkpoint is reached for a design block, the specified information is made available to the top level and the validation of the integrated circuit is performed up to that checkpoint. As a result, design closure of the integrated circuit can be obtained quickly.
展开▼