首页>
外国专利>
Arrangement for correcting the phase of a data sampling clock signal during a period of sampling data in a received signal
Arrangement for correcting the phase of a data sampling clock signal during a period of sampling data in a received signal
展开▼
机译:用于在接收信号中对数据采样期间校正数据采样时钟信号的相位的装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
In a clock phase corrector appropriately correcting the phase of a data sampling clock signal, a series of shift registers responds to respective sampling clock signals to store received data sequentially. The stored data are duplicated by a comparator register in response to corresponding clock signals to output a demodulated signal. A corrector shift register is provided to store sampled data in response to a clock signal. The data thus stored are then held in a reception register as intended reception data. A comparator compares the demodulated signal with the intended reception data. Based upon a result from the comparison, a bit adder produces the number of inconsistent bits. Another comparator compares the number of inconsistent bits with the number of error acceptance bits stored in an error acceptance memory to generate a phase detection signal, in response to which a timing control adjusts the phase of a data sampling clock signal.
展开▼