首页>
外国专利>
10 Gbit/sec transmit structure with programmable clock delays
10 Gbit/sec transmit structure with programmable clock delays
展开▼
机译:具有可编程时钟延迟的10 Gbit / sec传输结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention provides a robust solution to the task of re-aligning data at the transmit end of a fiber optic or other high performance serial link, and also offers flexibility in the circuit board design approach. A high performance analog phase locked-loop circuit is used to simultaneously provide clock recovery for multiple bit streams. The power dissipation required to perform clock recovery is thereby reduced to a fraction of that required in conventional transmit systems. This analog phase locked loop produces plural phase output signals. An output multiplexer selects one phase for use in electrical to optical conversion.
展开▼