首页> 外国专利> NAND MEMORY ARRAY INCORPORATING MULTIPLE SERIES SELECTION DEVICES AND METHOD FOR OPERATION OF SAME

NAND MEMORY ARRAY INCORPORATING MULTIPLE SERIES SELECTION DEVICES AND METHOD FOR OPERATION OF SAME

机译:包含多个系列选择装置的NAND存储器阵列及其操作方法

摘要

An exemplary NAND string memory array provides for capacitive boosting of a half-selected memory cell channel to reduce program disturb effects of the half selected cell. To reduce the effect of leakage current degradation of the boosted level, multiple series select devices at one or both ends of each NAND string reduce leakage through such select devices, for both unselected and selected NAND strings. An exemplary memory array may include series-connected NAND strings of memory cell transistors having a charge storage dielectric, and includes more than one plane of memory cells formed above a substrate. ® KIPO & WIPO 2007
机译:示例性的NAND串存储器阵列提供了对半选择的存储单元通道的电容升压,以减小半选择的单元的编程干扰效应。为了减小升压的泄漏电流劣化的影响,在每个NAND串的一个或两端处的多个串联选择器件针对未选择的和选定的NAND串减少了通过这种选择器件的泄漏。一种示例性的存储器阵列可以包括具有电荷存储电介质的存储器单元晶体管的串联的NAND串,并且包括在衬底上方形成的一个以上的存储器单元平面。 ®KIPO和WIPO 2007

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号