ARRANGEMENT WITH A PLURALITY OF PROCESSORS SHARING A COLLECTIVE MEMORY

摘要

The data processing apparatus has a plurality of processors. These processors share a set of memory. The device is provided with a dedicated bus. Private bus enables data communication exclusively between a processor and a set of memory. The memory interface provides access to the set of memory in data bursts while generating a substantially constant data stream on a dedicated bus.