首页> 外国专利> Data output circuit capable of controlling the output time of external output data signal in semiconductor memory device according to variations of external power supply voltage

Data output circuit capable of controlling the output time of external output data signal in semiconductor memory device according to variations of external power supply voltage

机译:能够根据外部电源电压的变化来控制半导体存储装置中的外部输出数据信号的输出时间的数据输出电路

摘要

PURPOSE: A data output circuit of semiconductor memory device capable of adjusting output timing of an external output data signal according to variation of external power supply voltage is provided, which is capable of adjusting an output point of time of an external output data according to variation of an external power supply voltage. CONSTITUTION: A synchronization part(220) synchronizes an internal output data signal and an inverted version of the internal output data signal to a clock signal and outputs the first to fourth internal output data signals. The first delay part(250) generates the first delay control signal for controlling a delay of the third internal output data signal in response to the first internal output data signal and variation of an external power supply voltage. The second delay part(270) generates the second delay control signal for controlling delay of the fourth internal output data signal in response to the second internal output data signal and the variation of an external power supply voltage. A latch part(230) latches the third and fourth internal output data signals and outputs the fifth and sixth internal output data signals. A driver part(240) outputs an external output data signal in response to the fifth and sixth internal output data signals.
机译:用途:提供一种能够根据外部电源电压的变化来调整外部输出数据信号的输出时序的半导体存储装置的数据输出电路,其能够根据变化来调整外部输出数据的输出时间点外部电源电压。组成:同步部分(220)将内部输出数据信号和内部输出数据信号的反相版本同步到时钟信号,并输出第一至第四内部输出数据信号。第一延迟部分(250)响应于第一内部输出数据信号和外部电源电压的变化,生成用于控制第三内部输出数据信号的延迟的第一延迟控制信号。第二延迟部分(270)响应于第二内部输出数据信号和外部电源电压的变化,生成用于控制第四内部输出数据信号的延迟的第二延迟控制信号。锁存部分(230)锁存第三和第四内部输出数据信号,并输出第五和第六内部输出数据信号。驱动器部分(240)响应于第五和第六内部输出数据信号而输出外部输出数据信号。

著录项

  • 公开/公告号KR100723472B1

    专利类型

  • 公开/公告日2007-05-30

    原文格式PDF

  • 申请/专利权人

    申请/专利号KR20010055307

  • 发明设计人 김두영;

    申请日2001-09-08

  • 分类号G11C7/10;

  • 国家 KR

  • 入库时间 2022-08-21 20:32:03

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号