首页> 外国专利> Logic signal level conversion circuit for dynamic RAM chip`s input-output pads, has cascade protective circuit provided between low voltage transistor pairs to limit voltage drops in low voltage field effect transistors of both pairs

Logic signal level conversion circuit for dynamic RAM chip`s input-output pads, has cascade protective circuit provided between low voltage transistor pairs to limit voltage drops in low voltage field effect transistors of both pairs

机译:用于动态RAM芯片的输入-输出焊盘的逻辑信号电平转换电路,在低压晶体管对之间提供了级联保护电路,以限制两对低压场效应晶体管中的电压降

摘要

The circuit has a signal input (2) to apply logic signals having a signal-reference potential and a preset signal hub. A cascade protective circuit (14) is provided between low voltage transistor pairs (11, 13) to limit voltage drops in low voltage field effect transistors (11a, 11b, 13a, 13b) of both the pairs. A signal output is tapped in a gate connector of the transistors (13a, 13b) of the complementary pair (13) to output level shifted logic signals with a signal hub.
机译:该电路具有信号输入(2),用于施加具有信号参考电位和预设信号集线器的逻辑信号。级联保护电路(14)设置在低压晶体管对(11、13)之间,以限制两对低压场效应晶体管(11a,11b,13a,13b)中的电压降。在互补对(13)的晶体管(13a,13b)的栅极连接器中分接信号输出,以通过信号集线器输出电平移位的逻辑信号。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号