首页> 外国专利> The improved which uses shearing stress (ENHANCED) PFET

The improved which uses shearing stress (ENHANCED) PFET

机译:使用剪切应力的增强型(增强型)PFET

摘要

Topic Improve the carrier mobility of the active device.SolutionsSemiconductor device structure in order to form the channel territory in one part of gate structure and this baseplate which are arranged with respect to one part of the baseplate, adjoining to this one part, adjoining to the source territory and the drain territory and the source territory and the drain territory which are arranged directly, includes with the trench isolation region which is arranged. The trench isolation region one part includes the stress material at least, as a result, this material generates shearing stress inside the channel territory. Selective figure Figure 2
机译:解决方案解决方案半导体器件结构是为了在相对于基板的一部分排列的栅极结构和此基板的一部分中形成沟道区域,该部分与基板相邻对于直接布置的源极区和漏极区以及源极区和漏极区,包括与布置的沟槽隔离区。沟槽隔离区域的一部分至少包含应力材料,因此,该材料在沟道区域内产生剪切应力。<选择图>图2

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号