首页> 外国专利> Method and apparatus for queuing memory access commands in a memory queue of an information handling system

Method and apparatus for queuing memory access commands in a memory queue of an information handling system

机译:在信息处理系统的存储器队列中排队存储器访问命令的方法和装置

摘要

A memory controller includes an address queue with address queue locations that may expand to store address commands that point to consecutive locations in memory. In this manner, multiple address commands may combine together in a common expanded address queue location. In one embodiment, each address queue location includes a main information portion and a supplemental information portion. The supplemental information portion is smaller than the main information portion. The main information portion stores the target address information of a first address command. When the address queue receives an address command with a target address that is consecutive to the target address of the first command, then the supplemental address portion stores a subset of the target address of the second command.
机译:存储器控制器包括具有地址队列位置的地址队列,该地址队列可以扩展以存储指向存储器中连续位置的地址命令。以这种方式,多个地址命令可以在共同的扩展地址队列位置中组合在一起。在一个实施例中,每个地址队列位置包括一个主要信息部分和一个补充信息部分。补充信息部分小于主要信息部分。主要信息部分存储第一地址命令的目标地址信息。当地址队列接收到具有与第一命令的目标地址连续的目标地址的地址命令时,补充地址部分将存储第二命令的目标地址的子集。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号