首页> 外国专利> COMPENSATING FOR LAYOUT DIMENSION EFFECTS IN SEMICONDUCTOR DEVICE MODELING

COMPENSATING FOR LAYOUT DIMENSION EFFECTS IN SEMICONDUCTOR DEVICE MODELING

机译:补偿半导体器件建模中的布局尺寸效应

摘要

A method includes receiving design data associated with an integrated circuit device. The integrated circuit device includes a first element having a corner defined therein and a second element overlapping the first element. A dimension specified for the first element in the design data is adjusted based on a distance between the second element and the corner. The integrated circuit device is simulated based on the adjusted dimension.
机译:一种方法包括接收与集成电路设备相关联的设计数据。该集成电路器件包括在其中限定有拐角的第一元件和与该第一元件重叠的第二元件。根据第二个元素和拐角之间的距离,调整在设计数据中为第一个元素指定的尺寸。基于调整后的尺寸模拟集成电路器件。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号