首页> 外国专利> Conductive barrier layer producing method for manufacturing integrated circuit, involves depositing layer on exposed surfaces by self-restricted deposition technique, and providing surface with characteristics at reduced deposition rate

Conductive barrier layer producing method for manufacturing integrated circuit, involves depositing layer on exposed surfaces by self-restricted deposition technique, and providing surface with characteristics at reduced deposition rate

机译:用于制造集成电路的导电阻挡层的制造方法,涉及通过自限制沉积技术在暴露的表面上沉积层,并以降低的沉积速率提供具有特征的表面

摘要

The method involves selectively modifying surface characteristics of exposed surfaces (208B, 208S) of a component structure unit (208) of a semiconductor unit (200). A material layer is deposited on the surfaces of the component structure unit by a self-restricted deposition technique. The exposed surface (208B) is provided with the modified surface characteristics at a reduced deposition rate, where the material layer comprises tantalum nitride and another material layer comprises tantalum. An independent claim is also included for a method for manufacturing coating material of a component structure unit of a semiconductor unit.
机译:该方法包括选择性地修改半导体单元(200)的部件结构单元(208)的暴露表面(208B,208S)的表面特性。通过自限制沉积技术将材料层沉积在部件结构单元的表面上。暴露的表面(208B)以降低的沉积速率具有改进的表面特性,其中材料层包括氮化钽,而另一材料层包括钽。还包括一种用于制造半导体单元的部件结构单元的涂层材料的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号